N-channel MOSFETs were manufactured on p-type and on p-implanted, n-type 4H-SiC substrates. The electron mobility in the inversion channel was measured to be correlated with the structural and chemical properties determined by transmission electron microscopy. With regard to what was previously discussed in the literature, interfacial layer formation and carbon distribution across the SiC/SiO 2 interface were considered in relation with the measured Hall electron mobility.
Introduction
Despite the continuous improvement achieved in the development of 4H-SiC MOSFETs with higher performance and stability, the 4H-SiC MOS system still suffers from heavy carrier trapping at the SiO 2 /SiC interface. Additionally, the remaining electrons in the inversion layer are seriously affected by Coulomb scattering at the negatively charged trapping states [1, 2] resulting in a severe reduction of their mobility. In 2008, A. Agarwal and S. Haney [3] proposed that not only interface states at the SiC/SiO 2 interface are responsible for the electron trapping but also a further component, namely bulk traps in SiC. Furthermore these authors suggested that the density of these bulk traps is significantly increased by ion implantation followed by high-temperature anneals. At the same time several groups provided experimental evidence for a carbon (C) rich transition region on the SiC side of the interface with a C/Si ratio higher than one [4, 5] . It was also proposed that the C agglomeration on the SiC side of the interface accounts for the increased bulk trap density in SiC [6] which is boosted by ion implantation and subsequent annealing [3] . Based on the corresponding HRTEM/EELS studies, it was also found that in the fully manufactured MOSFET devices the peak field effect mobility is inversely related to the width of the carbon-rich transition region [5] .
In this work we compare n-channel MOSFETs manufactured on p-type epitaxial 4H-SiC layers and on p-implanted, n-type epitaxial layers. The aim is to get more insight on the C distribution and nature across the SiC/SiO 2 interface and to correlate the results with electron mobility measurements. The investigations are based on the combination of structural and compositional analyses carried out by HRTEM and spatially resolved EELS with Hall mobility measurements.
Experimental
Two sets of samples with n-channel planar MOSFETs were manufactured on a p-type 4H-SiC epitaxial layer (samples "p-epi", net acceptor concentration 5·10 17 cm -3 ) and on a pimplanted (samples "p-impl") n-type 4H-SiC epitaxial layer (net donor concentration 3·10 15 cm -3 ) from Cree ( Fig. 1 ). On the n-type epitaxial layer multiple Al implantations were carried out to obtain suitable p-type wells (implanted Al concentration about 5·10 17 cm -3 ) for the fabrication of n-channel MOSFETs. Apart from the p-well implantations the fabrication process for both sets of samples is identical. After capping the Si face substrates with graphite, source and drain implantations with nitrogen as well as p-well implantations were annealed under flowing Ar gas at a temperature of 1973 K for 30 min. 34 nm thick gate oxides were grown by dry oxidation in N 2 O atmosphere at 1553 K and subsequently annealed at the same temperature for 30 min under N 2 ambient. Phosphorus-doped polycrystalline silicon was deposited by LPCVD and patterned to form the gate electrodes. For the fabrication of the source, drain, and voltage tap contacts, SiC was alloyed with Ti at 1373 K for 2 min and thereafter a metallization stack containing Ti and Pt was deposited and patterned. The channel length and width used in this study are L/W = 5 µm/100 µm for the lateral and 80 µm/500 µm for the Hall-bar MOSFETs.
MOSFET devices were characterized by I-V and Hall measurements. Transfer characteristics were obtained using a Modular DC Source/Monitor Agilent 4142B. Hall effect measurements were carried out at room temperature with a modified Accent HL 5000 Hall effect setup with a permanent magnet of 0.33 Tesla. The drain voltage was set to 100 mV and the gate voltage was varied from 0 V up to 15 V. A Keithley 2182A nano-voltmeter was used to detect the low level of the Hall voltage and the drain current was measured using a Keithley 2400 source meter. The mobility and the charge carrier density were calculated assuming a Hall scattering factor of 1.
Cross-sectional TEM samples of the lateral MOSFETs have been prepared by focused ion beam (FIB) "lift-out" technique. Atomic structure and elemental analysis were investigated by HRTEM and EELS performed on a field emission TEM, FEI Tecnai™ F20 microscope (spatial resolution 1 nm and frequency 1). A detailed description of the microscope can be found elsewhere [7] .
Results
Electrical Characterization. The free charge density in the inversion channel as measured by Hall characterization for samples p-epi and p-impl are plotted in Figure 2 (a) and 2(b), respectively. The ideal charge density (dashed lines in Fig. 2 ) in the inversion channel was calculated by the formula n inv,ideal =-C ox /q(V G -V th ) where C ox is the oxide capacitance, q is the electronic charge, V th is the threshold voltage, and V G is the gate voltage. The threshold voltage was determined using the threshold drain current method with a threshold drain current of 0.1 nA. In Figures 2(a) and 2(b) it can be observed that the slope of the measured free charge density vs gate voltage characteristic is about 50% to 60% lower than the ideal one. The slope being less than C ox /q indicates trapping of free electrons at the interface [8] .
The Hall mobilities for both samples are presented in Figure 3 . The electron Hall mobility rises with the gate voltage up to 10 cm²/Vs and 25 cm²/Vs for the samples p-epi and p-impl, respectively. This behavior is not intuitive and in contrast to the work of A. Agarwal et al. [3] wherein it was suggested that an Al implantation significantly increases the amount of bulk traps. Further it was proposed that these additional trapping states would than lead to an increased electron trapping, thereby increasing the scattering of free charge carriers and ultimately lower the electron mobility. 
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It should be noted that contrary to the work of A. Agarwal et al. [3] , the Al implanted substrate used in this work contains nitrogen. Therefore our mobility results can be interpreted in two ways. First, the nitrogen in the substrate may lead to a passivation of bulk traps in SiC similar to the passivation of interface traps and bulk traps in SiO 2 that was demonstrated by J. Rozen et al. [9] . Then our results indicate that the beneficial effect of nitrogen prevails over the deleterious impact of the Al implantation with respect to the electron mobility. Second, if the passivation of bulk traps in SiC with nitrogen proves to be ineffective, then our results suggest that an Al implantation with a concentration of 5·10 17 cm -3 cannot increase the bulk trap density so as to significantly affect the electron mobility. Further experiments will be carried out to know more about this feature. Microscopy Characterization. HRTEM images have been acquired for both samples confirming the good structural quality, in the vicinity of the SiC/SiO 2 interface, since 4H-SiC stacking atomic planes can be observed ( Figs. 4(a) and 4(b) ). The contrast on the SiO 2 side is the typical one of an amorphous material. There is no added contrast at the transition between the crystalline SiC and the amorphous SiO 2 . In particular, no contrast associated to C agglomerations or graphitic clusters can be evidenced. These observations are common to both sets of samples.
The structural characterization only reveals a wavy and rather rough interface for the thicker areas (electron beam of the TEM transmitted through a part of the sample lamella with a thickness of about 120 nm) of the prepared sample lamellas (Fig. 4b) . Surface roughness can contribute to low carrier mobility at high gate voltages [1] , although this feature may be an artifact from sample preparation. These samples were prepared by FIB, which makes them thicker and heterogeneous with respect to SiC and SiO 2 area. This is due to ion-induced damage of the sample and the different hardness of the two materials. Improvements in sample preparation will help to explore this feature in more detail [7] .
As the mobility degradation was proposed to be related to the C distribution at the interface, compositional analysis has been performed by STEM-EELS. For this purpose, the C/Si and O/Si ratio profiles have been determined. Concerning the C/Si and O/Si ratio profiles presented in Fig. 5 for the two studied samples we observe, on both sides of the SiC/SiO 2 interface, areas of constant and rather flat C/Si and O/Si profiles up to regions very near the interface. Going from the SiC to the SiO 2 side, just across the interface, the C/Si (and O/Si) elemental profiles are decreasing (increasing) regularly. The width of the change in composition can be associated to the transition layer (TL). On the basis of these results, two points can be stated in relation to published data. 
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First, as the related C/Si ratio profiles are flat outside the TL, there is no evidence of excess C near the SiC/SiO 2 interface. These results are similar to the one of Pippel et al. performed on MOS samples [10] . These observations are in contradiction with those of Zheleva et al. [4] performed on different MOS structures. They reported the presence of a several nanometers thick transition layer with a C/Si ratio being greater than one up to 4 nm into the SiC and non-zero up to 4 nm into the oxide. Over-stoichiometry of carbon was also reported by Chang et al., particularly for NOannealed C-face MOSFETs [11, 12] .
Second, both MOSFETs studied in this work exhibit a thin interface layer (Fig. 5) . Therefore, the width of the TL cannot be related to the different measured electron mobilities (about a factor 2) of the two MOSFETs. This is different from reported results of Biggerstaff et al. where the width of the TL is found to be inversely related to the effective channel mobility [5] . It is noticeable that in this latter case the width of the TL is rather large, between 5 and 20 nm.
Summary
The measured electron Hall mobility on the p-implanted samples was found to be about twice as high as the one on the p-epitaxial samples. The mobility difference could not be correlated with the measured TL width at the SiC/SiO 2 interface . Moreover, HRTEM-EELS measurements evidence that the low Hall mobility values compared to the theoretical ones cannot be correlated to a C enrichment near the 4H-SiC/SiO 2 interface. One of the possible causes could be a wavy and thus rough interface, if it is induced during the processing of the MOSFETs.
On the basis of these preliminary structural, chemical and electrical investigations, additional Hall measurements have to be carried out in order to further investigate the predominant mechanisms responsible for the degradation of the channel mobility.
